

## EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	2	((("6199031") or ("5732247")).PN.	USPAT; USOCR	OR	OFF	2006/07/13 14:39
L2	2	"20030078762"	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/07/13 14:39
S1	16	(CPU same model same simulat\$4) and (interface\$ and debug\$4) and (functional adj model) and (CPU same bus)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/07/13 14:18



simulator + CPU + interface + bus + hardware

Search

[Advanced Scholar Search](#)[Scholar Preferences](#)[Scholar Help](#)

**Scholar** Results 1 - 10 of about 914 for **simulator + CPU + interface + bus + hardware + "functional model"**

Methodology for hardware/software co-verification in C/C++(short paper)

[All articles](#) [Recent articles](#)

L. Sémeria, A Ghosh - Proceedings of the 2000 conference on Asia South Pacific ..., 2000 - portal.acm.org  
... blocks, abstract models with proper **interface** behavior are ... has been targeted to a processor, models used ... in conjunction with an instruction set **simulator** (ISS ...

[Cited by 70 - Web Search](#)

Simics: A full system simulation platform - group of 5 »

PS Magnusson, M Christensson, J Eskilson, D ... - Computer, 2002 - ieeexplore.ieee.org  
... An object corresponds to a processor or device in the target ... VHDL **simulator** ... Disks  
Memory management unit Command-line **interface** Scripting Tracing Debugger ...

[Cited by 189 - Web Search](#) - [BL Direct](#)

COSY Communication IP's - group of 10 »

JY Brunel, WM Kruijtz, H Kenter, F Pétrot, L ... - Proc. Design Automation Conf, 2000 - doi.ieeecomputersociety.org

... the arbitration and call-back delays are added at **simulation** time, such that the results account for the contention on ... RAM CPU MIPS ... Slave Wrapper VCI **interface** ...

[Cited by 63 - Web Search](#) - [BL Direct](#)

Miami: a hardware software co-simulation environment - group of 4 »

R Klein - Proceedings of the 7th IEEE International Workshop on Rapid ..., 1996 - doi.ieeeecs.org  
... edge, giving us 240,000 processor model evaluations in ... of the integrated **hardware simulator** and instruction ... the instruction set model/**bus interface** model with ...

[Cited by 19 - Web Search](#)

Hardware/software selected cycle solution - group of 3 »

J Wilson - Hardware/Software Codesign, 1994., Proceedings of the Third ..., 1994 - ieeexplore.ieee.org  
... have started to use **hardware** modellers to **interface** real-life processors to the **simulation** model. The object code can execute on the target processor. ...

[Cited by 9 - Web Search](#)

Hardware/software co-simulation in a VHDL-based test bench approach - group of 7 »

M Bauer, W Ecker - Proc. of the Design Automation Conference, 1997 - doi.ieeecomputersociety.org  
... distinguishes in the kind of processor model: Software ... propagation delay is considered at the **interface**. ... method between software and **simulator** [Bec92, Rom96 ...

[Cited by 13 - Web Search](#) - [BL Direct](#)

Model refinement for hardware-software codesign - group of 8 »

J Gong, DD Gajski, S Bakshi - ACM Transactions on Design Automation of Electronic Systems ..., 1997 - portal.acm.org

... such as partitioning, estimation, **simulation**, and prototyping ... designer to trade off CPU cost for ... protocol, **bus** arbiter, and **bus interface** introduced after ...

[Cited by 23 - Web Search](#) - [Library Search](#)

Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target ... - group of 9 »

P Gerin, S Yoo, G Nicolescu, AA Jerraya - Proceedings of the 2001 conference on Asia South Pacific ..., 2001 -